UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|----------------------------|----------------------|---------------------|------------------|
| 10/585,016 | 04/24/2007 | Zong Zhao | 20016.0002USWO | 4117 |
| 52835 7590 12/18/2008 HAMRE, SCHUMANN, MUELLER & LARSON, P.C. P.O. BOX 2902 | | | EXAMINER | |
| | | | JOHNSON, BRIAN P | |
| WIINNEAPOLI | MINNEAPOLIS, MN 55402-0902 | | ART UNIT | PAPER NUMBER |
| | | | 2183 | |
| | | | | |
| | | | MAIL DATE | DELIVERY MODE |
| | | | 12/18/2008 | PAPER |

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

| | Application No. | Applicant(s) | | | |
|---|---|--|--|--|--|
| | 10/585,016 | ZHAO ET AL. | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| | BRIAN P. JOHNSON | 2183 | | | |
| The MAILING DATE of this communication app Period for Reply | ears on the cover sheet with the c | orrespondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE | l. lely filed the mailing date of this communication. (35 U.S.C. § 133). | | | |
| Status | | | | | |
| Responsive to communication(s) filed on <u>28 Jul</u> This action is FINAL . 2b)⊠ This Since this application is in condition for allowar closed in accordance with the practice under E | action is non-final. nce except for formal matters, pro | | | | |
| Disposition of Claims | | | | | |
| 4) ☐ Claim(s) 1-18 is/are pending in the application. 4a) Of the above claim(s) is/are withdrav 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-18 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers 9) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on 28 June 2008 is/are: a) | vn from consideration. r election requirement. r. | by the Examiner. | | | |
| Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | |
| Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 28 September 2008. | 4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other: | te | | | |

DETAILED ACTION

Claims 1-18 have been examined.

Acknowledgement of papers filed: oath/declaration, specification, drawings, claims on 28 June 2006. These papers filed have been placed on record.

Specification

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

1. Claims 1-18 are objected to because of the following informalities: the word "committing" is a term commonly used in the art to mean "taking a completed instruction and altering it to an architectural state". Claims 1 and 7 appear to be using that term contrary to common usage. These claims appear to use it to indicate "taking an instruction and allowing it to enter a first stage of the pipeline." Appropriate correction is required. Moreover, claims 5 and 12 appear to be exactly the same claim. Examiner surmises that claim 12 was intended to be dependent on claim 2 and will base the rejection on this assumption.

Claim Rejections - 35 USC § 112

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Application/Control Number: 10/585,016 Page 3

Art Unit: 2183

3. Claims 1-18 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

4. Regarding claim 1:

in step (d) and (e) the limitation "then ending" is used. Examiner can see how this relates to Fig. 4, but not to the invention itself. It is unclear what Applicant means by "ending."

"the old command" in step (e) lacks antecedent basis

"the next step" in step (e) lacks antecedent basis

5. Regarding claim 4:

It is impossible to decipher a proper meaning to the limitation, "wherein the exiting signal is released before two stages when the new command enters the pipeline stage."

6. Regarding claim 6:

"the pipeline stage switch" lacks antecedent basis.

"the field switch" lacks antecedent basis.

"the corresponding pipeline stage" lacks antecedent basis.

7. Regarding claim 7:

It is difficult to decipher the meaning of this claim. Consider rewording.

8. Regarding claim 8:

Application/Control Number: 10/585,016

Art Unit: 2183

It is impossible to decipher the meaning of "all kinds." The term can be used to either mean "a wide variety of" or "each one of a predetermined number of 'kinds'". If the intended usage is the latter, it is unclear to which "kinds" are being referred.

Page 4

9. The remaining claims are rejected for being dependent upon a rejected claim.

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 1, 4-10 and 15-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Computer Organization and Design (herein Hennessy) in view of Kawasaki (U.S. Patent No. 6,343,357).
- 12. Regarding claim 1, Hennessy discloses an overlapping command committing method of dynamic cycle pipeline, for a chip having pipeline structure, comprising the following steps: (a) reading the command from a command buffer and storing it in a command register (Page 499: reading from the instruction memory and storing in the IF/ID pipeline register); (b) decoding the command (Page 499; Page 450 Decode stage); (c) preprocessing operators of the command (Page 469 Fig. 6.29), preparing initial operators of each stage of the pipeline, and storing them into a initialization

Art Unit: 2183

register (Page 499 storing in ID/EX pipeline register); (d) judging whether the pipeline is not full, if it is not full (489-91 absent a stall, new instruction is automatically inserted)

Hennessy fails to disclose the remaining limitations.

Kawasaki discloses shared data transfer and instruction fetch buses as well as delaying the fetch until the data transfer is complete (Kawasaki Col. 4 lines 1-7).

Hennessy would have been motivated to used the shared bus to limit the cost of processor resources and to delay the fetch in order to "simplify either a processing when the data fetch and the instruction fetch conflict or a post-processing caused by the former" (Kawasaki col 4 lines 5-7).

It would have been obvious at the time of the invention for one of ordinary skill in the art to take the processing system of Hennessy and incorporate the shared buses and the functionality of delaying the fetch of an instruction during a conflict. None in Hennessy, the final stage of the pipeline is the Write Back stage which writes data back to the register file. This may result in a conflict if there are shared buses used with instruction fetch. Therefore, to determine whether such a conflict exists, we have to wait until the processor indicates that a command is in the WB stage (remaining limitations of step (d)); then, judge whether there is a conflict, and if yes, waiting until the old command has exited (step (e)); or, otherwise, committing the new command into the pipeline while it is in the last cycle (step (f)).

- 13. Regarding claim 4, Hennessy/Kawasaki discloses the command committing method of Claim 1 wherein the exiting signal is released before two stages when the new command enters the pipeline stage (Kawasaki col 4 lines 1-7).
- 14. Regarding claim 5, Hennessy/Kawasaki discloses the command committing method of Claim 1 wherein the command relevance means that the new command and the old command cannot share the hardware processing module in the same one pipeline stage (Kawasaki col 4 lines 1-5).
- 15. Regarding claim 6, Hennessy/Kawasaki discloses the command committing method of Claim 1, wherein in the Step (e), it is also judged in which stage of the pipeline stage switch shall be conducted for the new and old commands, and the field switch is completed in the corresponding pipeline stage where the new and old commands overlaps (Kawasaki col 4 lines 1-7).
- 16. Regarding claim 7, Hennessy/Kawasaki discloses the command committing method of Claim 1, wherein in the Step (e), it is also judged whether there is any field conflict between the new command and the old command, if there is, then the field of the new command is added into the pipeline when committing, while the field of the old command enters into the field branch and maintains until the last time that the old command uses this field; in case there is no field conflict, the field switch is conducted in the corresponding pipeline stage after committing (Kawasaki col 4 lines 1-7 it is noted

Application/Control Number: 10/585,016

Art Unit: 2183

that the terms that lack antecedent basis are not given significant patentable weight because it is unclear to which elements they refer)

Page 7

- 17. Regarding claim 8, Hennessy/Kawasaki discloses the command committing method of Claim 1, characterized wherein in the Step (c), it is required to provide the initial status of all kinds of commands at the entry to the pipeline (Page 469 Fig. 6.29 -- every instruction has its initial status provided).
- 18. Regarding claim 9, Hennessy/Kawasaki discloses the command committing method of Claim 1, wherein the said commands include reading/writing memory commands (MIPs data transfer instructions), reading/writing control register commands (MIPs move instructions) and various searching commands (MIPs Arithmetic Instructions that search for operands; *moreover, all instructions can be used as part of searching algorithms*).
- 19. Regarding claim 10, Hennessy/Kawasaki discloses the chip on which the method according to Claim 1, is carried out having the cycle pipeline structure, comprising: interface of host computer (Page 499), input buffer (IF/ID pipeline register), command processing unit (Control), and result unit (Write Back Stage); the command processing unit comprises: command interpreter (Multiplexers receiving control signals & ALU control) and pipeline performing unit (anything in 499); characterized in that the command interpreter further comprises: command buffer controllers (pipeline registers),

Art Unit: 2183

command register (portion of IF/ID pipeline register holding opcodes), processing unit of operator (ALU control), pipeline initialization register and control automaton (EX/ME pipeline register/ALU control), which are connected in order; the control automaton controls the command buffer controller to read a command from the command buffer (ALU control completes this), and stores the command into the command register; the control automaton decodes the command (Decode stage), and controls the processing unit of operator to prepare initial operators of each pipeline stage according to the type of the command, and stores them into the pipeline initialization register (499).

- 20. Regarding claims 15-18, these claims are rejected for the same reason as claim10.
- 21. Claims 2, 3, and 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hennessy/Kawasaki in view of Vaglica (U.S. Patent No. 5,084,815).
- 22. Regarding claim 2, Hennessy/Kawasaki discloses thet method of Claim 1, but fails to disclose of an illegal instruction detector.

Vaglica discloses an illegal instruction detector and going to the next instruction if such a detection is made (col. 9 lines 48-68).

Hennessy/Kawasak would have been motivated to utilize this method to deal with illegal instructions that occur for a variety of reasons.

It would have been obvious at the time of the invention for one of ordinary skill in the art to take the processing system of Hennessy/Kawasaki and incorporate the illegal instruction handler of Vaglica.

- 23. Regarding claim 3, Hennessy/Kawasaki/Vaglic discloses the command committing method of Claim 2, wherein said illegal command includes: the instructions with incorrect command code and/or carrying unreasonable command parameters (Vaglica col. 9 lines 48-68 note that "and/or" is being interpreted as "or").
- 24. Regarding claims 10-14, these claims are rejected for the same reason as claim 10.

Conclusion

The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to BRIAN P. JOHNSON whose telephone number is (571)272-2678. The examiner can normally be reached on 8-4:30 M-F.

Application/Control Number: 10/585,016 Page 10

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Brian Johnson/ Patent Examiner, Art Unit 2183

/Eddie P Chan/

Supervisory Patent Examiner, Art Unit 2183